![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture ..."
Hiroyuki Ochi et al. (2018)
- Hiroyuki Ochi
, Kosei Yamaguchi, Tetsuaki Fujimoto, Junshi Hotate
, Takashi Kishimoto, Toshiki Higashi
, Takashi Imagawa
, Ryutaro Doi, Munehiro Tada
, Tadahiko Sugibayashi, Wataru Takahashi
, Kazutoshi Wakabayashi, Hidetoshi Onodera
, Yukio Mitsuyama, Jaehoon Yu
, Masanori Hashimoto
:
Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars. IEEE Trans. Very Large Scale Integr. Syst. 26(12): 2723-2736 (2018)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.