"A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS ..."

Tzung-Je Lee et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2017.2736782

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LeeTLCW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LeeTLCW17
Tzung-Je Lee, Tsung-Yi Tsai, Wei Lin, U-Fat Chio, Chua-Chin Wang:
A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-Voltage Output Buffer. IEEE Trans. Very Large Scale Integr. Syst. 25(11): 3166-3174 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.