"Board- and Chip-Aware Package Wire Planning."

Ren-Jie Lee, Hsin-Wu Hsu, Hung-Ming Chen (2013)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2012.2212288

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LeeHC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LeeHC13
Ren-Jie Lee, Hsin-Wu Hsu, Hung-Ming Chen:
Board- and Chip-Aware Package Wire Planning. IEEE Trans. Very Large Scale Integr. Syst. 21(8): 1377-1387 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.