"A 36-Gb/s 2× Half-Baud-Rate Adaptive Receiver in 28-nm CMOS."

Yi-Hao Lan, Shen-Iuan Liu (2024)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2024.3392680

access: closed

type: Journal Article

metadata version: 2024-07-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LanL24a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LanL24a
Yi-Hao Lan, Shen-Iuan Liu:
A 36-Gb/s 2× Half-Baud-Rate Adaptive Receiver in 28-nm CMOS. IEEE Trans. Very Large Scale Integr. Syst. 32(7): 1263-1272 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.