


default search action
"Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined ..."
Jyh-Ting Lai, An-Yeu Wu, Chien-Hsiung Lee (2007)
- Jyh-Ting Lai, An-Yeu Wu
, Chien-Hsiung Lee:
Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined Transceiver Designs. IEEE Trans. Very Large Scale Integr. Syst. 15(2): 236-240 (2007)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.