"A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time."

Moo-young Kim et al. (2009)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2008.2004591

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/KimSCK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/KimSCK09
Moo-young Kim, Dongsuk Shin, Hyunsoo Chae, Chulwoo Kim:
A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time. IEEE Trans. Very Large Scale Integr. Syst. 17(10): 1461-1469 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.