"Process-Variation Resilient and Voltage-Scalable DCT Architecture for ..."

Georgios Karakonstantis, Nilanjan Banerjee, Kaushik Roy (2010)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2009.2025279

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/KarakonstantisBR10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/KarakonstantisBR10
Georgios Karakonstantis, Nilanjan Banerjee, Kaushik Roy:
Process-Variation Resilient and Voltage-Scalable DCT Architecture for Robust Low-Power Computing. IEEE Trans. Very Large Scale Integr. Syst. 18(10): 1461-1470 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.