"Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for ..."

Weng-Geng Ho et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2017.2750171

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/HoCNGC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/HoCNGC18
Weng-Geng Ho, Kwen-Siong Chong, Kyaw Zwa Lwin Ne, Bah-Hwee Gwee, Joseph S. Chang:
Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design. IEEE Trans. Very Large Scale Integr. Syst. 26(1): 196-200 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.