"Delay Analysis for Current Mode Threshold Logic Gate Designs."

Chandra Babu Dara, Themistoklis Haniotakis, Spyros Tragoudas (2017)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2016.2608953

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/DaraHT17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/DaraHT17
Chandra Babu Dara, Themistoklis Haniotakis, Spyros Tragoudas:
Delay Analysis for Current Mode Threshold Logic Gate Designs. IEEE Trans. Very Large Scale Integr. Syst. 25(3): 1063-1071 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.