"Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance."

Yiran Chen et al. (2010)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2009.2026280

access: closed

type: Journal Article

metadata version: 2022-07-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChenLKSLXR10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChenLKSLXR10
Yiran Chen, Hai Li, Cheng-Kok Koh, Guangyu Sun, Jing Li, Yuan Xie, Kaushik Roy:
Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance. IEEE Trans. Very Large Scale Integr. Syst. 18(11): 1621-1624 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.