"Low-Cost Error Tolerance Scheme for 3-D CMOS Imagers."

Hsiu-Ming Chang et al. (2013)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2012.2190148

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChangHKCW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChangHKCW13
Hsiu-Ming Chang, Jiun-Lang Huang, Ding-Ming Kwai, Kwang-Ting Cheng, Cheng-Wen Wu:
Low-Cost Error Tolerance Scheme for 3-D CMOS Imagers. IEEE Trans. Very Large Scale Integr. Syst. 21(3): 465-474 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.