"ISEGEN: an iterative improvement-based ISE generation technique for fast ..."

Partha Biswas et al. (2006)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2006.878345

access: closed

type: Journal Article

metadata version: 2020-09-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/BiswasBDPI06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/BiswasBDPI06
Partha Biswas, Sudarshan Banerjee, Nikil D. Dutt, Laura Pozzi, Paolo Ienne:
ISEGEN: an iterative improvement-based ISE generation technique for fast customization of processors. IEEE Trans. Very Large Scale Integr. Syst. 14(7): 754-762 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.