"Error-resilient low-power Viterbi decoder architectures."

Rami A. Abdallah, Naresh R. Shanbhag (2009)

> Home

Details and statistics

DOI: 10.1109/TSP.2009.2026078

access: closed

type: Journal Article

metadata version: 2020-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsp/AbdallahS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsp/AbdallahS09
Rami A. Abdallah, Naresh R. Shanbhag:
Error-resilient low-power Viterbi decoder architectures. IEEE Trans. Signal Process. 57(12): 4906-4917 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.