"TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA."

Weisheng Zhao et al. (2009)

> Home

Details and statistics

DOI: 10.1145/1534916.1534918

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/ZhaoBCDP09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/ZhaoBCDP09
Weisheng Zhao, Eric Belhaire, Claude Chappert, Bernard Dieny, Guillaume Prenat:
TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA. ACM Trans. Reconfigurable Technol. Syst. 2(2): 8:1-8:19 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.