"AEKA: FPGA Implementation of Area-Efficient Karatsuba Accelerator for ..."

Tianyou Bao et al. (2024)

> Home

Details and statistics

DOI: 10.1145/3637215

access: closed

type: Journal Article

metadata version: 2024-06-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/BaoHXJ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/BaoHXJ24
Tianyou Bao, Pengzhou He, Jiafeng Xie, H. S. Jacinto:
AEKA: FPGA Implementation of Area-Efficient Karatsuba Accelerator for Ring-Binary-LWE-Based Lightweight PQC. ACM Trans. Reconfigurable Technol. Syst. 17(2): 29:1-29:23 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.