"Energy and switch area optimizations for FPGA global routing architectures."

Yi Zhu et al. (2009)

> Home

Details and statistics

DOI: 10.1145/1455229.1455242

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/ZhuHTC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/ZhuHTC09
Yi Zhu, Yuanfang Hu, Michael B. Taylor, Chung-Kuan Cheng:
Energy and switch area optimizations for FPGA global routing architectures. ACM Trans. Design Autom. Electr. Syst. 14(1): 13:1-13:25 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.