"Circuit optimization techniques to mitigate the effects of soft errors in ..."

Rajeev R. Rao et al. (2009)

> Home

Details and statistics

DOI: 10.1145/1640457.1640462

access: closed

type: Journal Article

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/RaoJBS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/RaoJBS09
Rajeev R. Rao, Vivek Joshi, David T. Blaauw, Dennis Sylvester:
Circuit optimization techniques to mitigate the effects of soft errors in combinational logic. ACM Trans. Design Autom. Electr. Syst. 15(1): 5:1-5:27 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.