"A fault-tolerant architecture for parallel applications in tiled-CMPs."

Daniel Sánchez, Juan L. Aragón, José M. García (2012)

> Home

Details and statistics

DOI: 10.1007/S11227-011-0670-9

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tjs/SanchezAG12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/SanchezAG12
Daniel Sánchez, Juan L. Aragón, José M. García:
A fault-tolerant architecture for parallel applications in tiled-CMPs. J. Supercomput. 61(3): 997-1023 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.