"An FPGA-Based Hardware Architecture for P + M Class PMU Using ..."

Ali Falahati, Mahdieh Shamirzaee, Bijan Alizadeh (2024)

> Home

Details and statistics

DOI: 10.1109/TIM.2024.3351242

access: closed

type: Journal Article

metadata version: 2024-02-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tim/FalahatiSA24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tim/FalahatiSA24
Ali Falahati, Mahdieh Shamirzaee, Bijan Alizadeh:
An FPGA-Based Hardware Architecture for P + M Class PMU Using Accuracy-Aware O-Spline Filter Selection and Modulation Detection. IEEE Trans. Instrum. Meas. 73: 1-8 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.