"Real-Time FPGA-Based Detection of Speeded-Up Robust Features Using ..."

Petr Cizek, Jan Faigl (2018)

> Home

Details and statistics

DOI: 10.1109/TII.2017.2764485

access: closed

type: Journal Article

metadata version: 2020-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tii/CizekF18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tii/CizekF18
Petr Cizek, Jan Faigl:
Real-Time FPGA-Based Detection of Speeded-Up Robust Features Using Separable Convolution. IEEE Trans. Ind. Informatics 14(3): 1155-1163 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.