"Combined Symbol Error Correction and Spare Through-Silicon Vias for 3D ..."

Francisco Garcia-Herrero, Alfonso Sánchez-Macián, Juan Antonio Maestro (2021)

> Home

Details and statistics

DOI: 10.1109/TETC.2020.2965193

access: closed

type: Journal Article

metadata version: 2021-12-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tetc/Garcia-HerreroS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tetc/Garcia-HerreroS21
Francisco Garcia-Herrero, Alfonso Sánchez-Macián, Juan Antonio Maestro:
Combined Symbol Error Correction and Spare Through-Silicon Vias for 3D Memories. IEEE Trans. Emerg. Top. Comput. 9(4): 2139-2145 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.