"A 100 MHz 2-D 8×8 DCT/IDCT processor for HDTV applications."

Avanindra Madisetti, Alan N. Willson Jr. (1995)

> Home

Details and statistics

DOI: 10.1109/76.388064

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/MadisettiW95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/MadisettiW95
Avanindra Madisetti, Alan N. Willson Jr.:
A 100 MHz 2-D 8×8 DCT/IDCT processor for HDTV applications. IEEE Trans. Circuits Syst. Video Technol. 5(2): 158-165 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.