"A high-performance and memory-efficient VLSI architecture with parallel ..."

Yeong-Kang Lai, Lien-Fei Chen, Yui-Chih Shih (2009)

> Home

Details and statistics

DOI: 10.1109/TCE.2009.5174400

access: closed

type: Journal Article

metadata version: 2020-07-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tce/LaiCS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tce/LaiCS09
Yeong-Kang Lai, Lien-Fei Chen, Yui-Chih Shih:
A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform. IEEE Trans. Consumer Electron. 55(2): 400-407 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.