"High-Parallelism Hash-Merge Architecture for Accelerating Join Operation ..."

Wen-Qi Wu et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TCSII.2021.3059406

access: closed

type: Journal Article

metadata version: 2022-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/WuXXY21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/WuXXY21
Wen-Qi Wu, Meiting Xue, Qianjian Xing, Feng Yu:
High-Parallelism Hash-Merge Architecture for Accelerating Join Operation on FPGA. IEEE Trans. Circuits Syst. II Express Briefs 68(7): 2650-2654 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.