"A 40-nm CMOS 7-b 32-GS/s SAR ADC With Background Channel Mismatch Calibration."

Dong-Shin Jo et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TCSII.2019.2916913

access: closed

type: Journal Article

metadata version: 2023-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/JoSSKR20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/JoSSKR20
Dong-Shin Jo, Ba-Ro-Saim Sung, Min-Jae Seo, Woo-Cheol Kim, Seung-Tak Ryu:
A 40-nm CMOS 7-b 32-GS/s SAR ADC With Background Channel Mismatch Calibration. IEEE Trans. Circuits Syst. II Express Briefs 67-II(4): 610-614 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.