"VSDCA: A Voltage Sensing Differential Column Architecture Based on 1T2R ..."

Zhaokun Jing et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TCSI.2022.3186024

access: closed

type: Journal Article

metadata version: 2024-06-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/JingYYH22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/JingYYH22
Zhaokun Jing, Bonan Yan, Yuchao Yang, Ru Huang:
VSDCA: A Voltage Sensing Differential Column Architecture Based on 1T2R RRAM Array for Computing-in-Memory Accelerators. IEEE Trans. Circuits Syst. I Regul. Pap. 69(10): 4028-4041 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.