"A DLL-Based Quadrature Clock Generator With a 3-Stage Quad Delay Unit ..."

Youngbog Yoon, Hyunsu Park, Chulwoo Kim (2020)

> Home

Details and statistics

DOI: 10.1109/TCSII.2020.2976983

access: closed

type: Journal Article

metadata version: 2020-12-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/YoonPK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/YoonPK20
Youngbog Yoon, Hyunsu Park, Chulwoo Kim:
A DLL-Based Quadrature Clock Generator With a 3-Stage Quad Delay Unit Using the Sub-Range Phase Interpolator for Low-Jitter and High-Phase Accuracy DRAM Applications. IEEE Trans. Circuits Syst. 67-II(11): 2342-2346 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.