"Bit-Interleaving-Enabled 8T SRAM With Shared Data-Aware Write and ..."

Liang Wen et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TCSII.2016.2530881

access: closed

type: Journal Article

metadata version: 2021-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/WenCZTZ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/WenCZTZ16
Liang Wen, Xu Cheng, Keji Zhou, Shudong Tian, Xiaoyang Zeng:
Bit-Interleaving-Enabled 8T SRAM With Shared Data-Aware Write and Reference-Based Sense Amplifier. IEEE Trans. Circuits Syst. II Express Briefs 63-II(7): 643-647 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.