"A realization of a below-1-V operational and 30-MS/s sample-and-hold IC ..."

Yasuhiro Sugimoto (2004)

> Home

Details and statistics

DOI: 10.1109/TCSI.2003.821295

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/Sugimoto04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/Sugimoto04
Yasuhiro Sugimoto:
A realization of a below-1-V operational and 30-MS/s sample-and-hold IC with a 56-dB signal-to-noise ratio by applying the current-based circuit approach. IEEE Trans. Circuits Syst. I Regul. Pap. 51-I(1): 110-117 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.