"Designing an Ultralow-Voltage Phase-Locked Loop Using a Bulk-Driven Technique."

Yu-Lung Lo et al. (2009)

> Home

Details and statistics

DOI: 10.1109/TCSII.2009.2019160

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/LoYCC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LoYCC09
Yu-Lung Lo, Wei-Bin Yang, Ting-Sheng Chao, Kuo-Hsing Cheng:
Designing an Ultralow-Voltage Phase-Locked Loop Using a Bulk-Driven Technique. IEEE Trans. Circuits Syst. II Express Briefs 56-II(5): 339-343 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.