"Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent ..."

Shourya Gupta et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TCSI.2018.2876785

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/GuptaGCP19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/GuptaGCP19
Shourya Gupta, Kirti Gupta, Benton H. Calhoun, Neeta Pandey:
Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(3): 978-988 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.