"Reducing the Power Consumption of Fault Tolerant Registers Through Hybrid ..."

Ricardo Gonzalez-Toral et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TCSI.2017.2743248

access: closed

type: Journal Article

metadata version: 2023-05-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/Gonzalez-ToralL18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/Gonzalez-ToralL18
Ricardo Gonzalez-Toral, Shanshan Liu, Pedro Reviriego, Juan Antonio Maestro:
Reducing the Power Consumption of Fault Tolerant Registers Through Hybrid Protection. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(4): 1293-1302 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.