"Serial-Link Bus: A Low-Power On-Chip Bus Architecture."

Maged Ghoneima et al. (2009)

> Home

Details and statistics

DOI: 10.1109/TCSI.2008.2010155

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/GhoneimaIKTD09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/GhoneimaIKTD09
Maged Ghoneima, Yehea I. Ismail, Muhammad M. Khellah, James W. Tschanz, Vivek De:
Serial-Link Bus: A Low-Power On-Chip Bus Architecture. IEEE Trans. Circuits Syst. I Regul. Pap. 56-I(9): 2020-2032 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.