"Power-Efficient and Cost-Effective 2-D Symmetry Filter Architectures."

Pei-Yu Chen et al. (2011)

> Home

Details and statistics

DOI: 10.1109/TCSI.2010.2055274

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ChenVKRL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChenVKRL11
Pei-Yu Chen, Lan-Da Van, I-Hung Khoo, Hari C. Reddy, Chin-Teng Lin:
Power-Efficient and Cost-Effective 2-D Symmetry Filter Architectures. IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(1): 112-125 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.