"Clock skew minimization during FPGA placement."

Kai Zhu, Martin D. F. Wong (1997)

> Home

Details and statistics

DOI: 10.1109/43.602474

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ZhuW97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZhuW97
Kai Zhu, Martin D. F. Wong:
Clock skew minimization during FPGA placement. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 16(4): 376-385 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.