"Retiming for wire pipelining in system-on-chip."

Hai Zhou, Chuan Lin (2004)

> Home

Details and statistics

DOI: 10.1109/TCAD.2004.833615

access: closed

type: Journal Article

metadata version: 2023-08-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ZhouL04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZhouL04
Hai Zhou, Chuan Lin:
Retiming for wire pipelining in system-on-chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(9): 1338-1345 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.