"Speeding up pipelined circuits through a combination of gate sizing and ..."

Harsha Sathyamurthy, Sachin S. Sapatnekar, John P. Fishburn (1998)

> Home

Details and statistics

DOI: 10.1109/43.681267

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/SathyamurthySF98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SathyamurthySF98
Harsha Sathyamurthy, Sachin S. Sapatnekar, John P. Fishburn:
Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(2): 173-182 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.