"Formal Modeling and Verification of Controllers for a Family of DRAM Caches."

Debiprasanna Sahoo et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TCAD.2018.2857318

access: closed

type: Journal Article

metadata version: 2021-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/SahooSSMRR18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SahooSSMRR18
Debiprasanna Sahoo, Swaraj Sha, Manoranjan Satpathy, Madhu Mutyam, S. Ramesh, Partha S. Roop:
Formal Modeling and Verification of Controllers for a Family of DRAM Caches. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(11): 2485-2496 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.