"Impact of spatial intrachip gate length variability on theperformance of ..."

Michael Orshansky et al. (2002)

> Home

Details and statistics

DOI: 10.1109/43.998626

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/OrshanskyMCKH02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/OrshanskyMCKH02
Michael Orshansky, Linda Milor, Pinhong Chen, Kurt Keutzer, Chenming Hu:
Impact of spatial intrachip gate length variability on theperformance of high-speed digital circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 21(5): 544-553 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.