"Security-Aware FSM Design Flow for Identifying and Mitigating ..."

Adib Nahiyan et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TCAD.2018.2834396

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/NahiyanFMFT19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/NahiyanFMFT19
Adib Nahiyan, Farimah Farahmandi, Prabhat Mishra, Domenic Forte, Mark M. Tehranipoor:
Security-Aware FSM Design Flow for Identifying and Mitigating Vulnerabilities to Fault Attacks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(6): 1003-1016 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.