"Modeling STI Edge Parasitic Current for Accurate Circuit Simulations."

Sourabh Khandelwal et al. (2015)

> Home

Details and statistics

DOI: 10.1109/TCAD.2015.2419626

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/KhandelwalADCDC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/KhandelwalADCDC15
Sourabh Khandelwal, Harshit Agarwal, Juan Pablo Duarte, Kaiman Chan, Sagnik Dey, Yogesh Singh Chauhan, Chenming Hu:
Modeling STI Edge Parasitic Current for Accurate Circuit Simulations. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(8): 1291-1294 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.