"A Fine-Grained Clock Buffer Polarity Assignment for High-Speed and ..."

Deokjin Joo, Taewhan Kim (2014)

> Home

Details and statistics

DOI: 10.1109/TCAD.2013.2288698

access: closed

type: Journal Article

metadata version: 2024-12-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/JooK14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JooK14
Deokjin Joo, Taewhan Kim:
A Fine-Grained Clock Buffer Polarity Assignment for High-Speed and Low-Power Digital Systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(3): 423-436 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.