"Effective Method for Simultaneous Gate Sizing and $V$ th Assignment Using ..."

Guilherme Flach et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TCAD.2014.2305847

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/FlachRPJR14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/FlachRPJR14
Guilherme Flach, Tiago Reimann, Gracieli Posser, Marcelo O. Johann, Ricardo Reis:
Effective Method for Simultaneous Gate Sizing and $V$ th Assignment Using Lagrangian Relaxation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(4): 546-557 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.