"Architecture-Aware Technique for Mapping Area-Time Efficient Custom ..."

Siew Kei Lam, Thambipillai Srikanthan, Christopher T. Clarke (2011)

> Home

Details and statistics

DOI: 10.1109/TC.2010.237

access: closed

type: Journal Article

metadata version: 2017-06-08

- view
  authority control:
- export record
  dblp key:
  - journals/tc/LamSC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/LamSC11
Siew Kei Lam, Thambipillai Srikanthan, Christopher T. Clarke:
Architecture-Aware Technique for Mapping Area-Time Efficient Custom Instructions onto FPGAs. IEEE Trans. Computers 60(5): 680-692 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.