"FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture."

Manish Kumar Jaiswal, Nitin Chandrachoodan (2012)

> Home

Details and statistics

DOI: 10.1109/TC.2011.24

access: closed

type: Journal Article

metadata version: 2018-11-02

- view
  authority control:
- export record
  dblp key:
  - journals/tc/JaiswalC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/JaiswalC12
Manish Kumar Jaiswal, Nitin Chandrachoodan:
FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture. IEEE Trans. Computers 61(1): 60-72 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.