"Design and simulation of MAC unit using combinational circuit and adder."

Subhashis Maitra, Amitabha Sinha (2013)

> Home

Details and statistics

DOI: 10.1145/2641361.2641365

access: closed

type: Journal Article

metadata version: 2020-07-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigarch/MaitraS13b
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigarch/MaitraS13b
Subhashis Maitra, Amitabha Sinha:
Design and simulation of MAC unit using combinational circuit and adder. SIGARCH Comput. Archit. News 41(5): 25-33 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.