"A new architecture for FPGA implementation of a MAC unit for digital ..."

Aniruddha Ghosh, Satrughna Singha, Amitabha Sinha (2012)

> Home

Details and statistics

DOI: 10.1145/2234336.2234342

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigarch/GhoshSS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigarch/GhoshSS12
Aniruddha Ghosh, Satrughna Singha, Amitabha Sinha:
A new architecture for FPGA implementation of a MAC unit for digital signal processors using mixed number system. SIGARCH Comput. Archit. News 40(2): 33-38 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.