"1-bit full adder design using next generation semiconductor devices and ..."

S. Lakshmanachari et al. (2024)

> Home

Details and statistics

DOI: 10.1007/S13198-023-02181-Y

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/saem/LakshmanachariSSVVP24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/saem/LakshmanachariSSVVP24
S. Lakshmanachari, Sadulla Shaik, G. S. R. Satyanarayana, Inapudi Vasavi, Vallabhuni Vijay, Chandra Shaker Pittala:
1-bit full adder design using next generation semiconductor devices and performance benchmarking at low supply voltages. Int. J. Syst. Assur. Eng. Manag. 15(3): 950-956 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.