"SEU emulation in industrial SoCs combining microprocessor and FPGA."

Igor Villalta et al. (2018)

> Home

Details and statistics

DOI: 10.1016/J.RESS.2017.09.028

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ress/VillaltaBGJL18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ress/VillaltaBGJL18
Igor Villalta, Unai Bidarte, Julen Gomez-Cornejo, Jaime Jimenez, Jesús Lázaro:
SEU emulation in industrial SoCs combining microprocessor and FPGA. Reliab. Eng. Syst. Saf. 170: 53-63 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.