"Performance-driven parallel reconfigurable computing architecture for ..."

Chi-Chou Kao (2020)

> Home

Details and statistics

DOI: 10.1007/S11042-020-09505-1

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mta/Kao20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mta/Kao20
Chi-Chou Kao:
Performance-driven parallel reconfigurable computing architecture for multi-standard video decoding. Multim. Tools Appl. 79(41-42): 30583-30599 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.